Machine Learning Bug Prediction Using Simulation Attributes
The goal of this project is to predict which design Verilog simulation fails are from an actual design bug vs. an invalid simulation artifact or bad checking assumption. The sponsor will provide the complete historic data set of Verilog simulation results from a recent x86 Core design project, consisting of possibly millions of design simulations and the simulation attributes and their results and log data.