Skip to main content

Blurring the IC Design Boundaries: New Opportunities in Mixed-Signal Circuits

ECE General Seminars Virtual Seminar

Monday, February 22, 2021
-

Location: Zoom details will be shared with current students via Canvas

Speaker:
Shiyu Su
University of Southern California

After decades of living with personal computers and smartphones, we are now in the era of artificial intelligence and the Internet of Things. Massive amounts of data are being generated and need to be received, stored, processed, and transmitted. Faster, smarter, and more reliable networks and devices are required to handle the variety and volume of data. On the other hand, after driving integrated circuit (IC) design for over 50 years, Moore’s law is running out of steam—technology scaling no longer leads to lower costs due to increasing design costs; furthermore, it is going to end in the near future.

In this talk, I will explore a new pathway to address this increasing supply-demand imbalance from an IC designer’s point of view and, more importantly, to enable the next technological advance by leveraging the ongoing blurring interfaces between the digital and physical worlds. Starting from the IC design, I will discuss the application of intensive digital signal processing and mixed-signal techniques in analog circuit design for architectural-level breakthroughs with orders-of-magnitude improvement in system performance and flexibility. By effectively using time-domain signal processing, I was able to make fundamental analog blocks more “digital-like,” which maximally leverages the technology scaling and, at the same time, breaks the limitations of advanced technology nodes (i.e., low supply voltages). I will present several benchmarking design examples with silicon prototypes and measurement results. Then, I will present novel design methodologies and flows for analog/mixed-signal design automation, leveraging the evolution of mostly digital circuit architectures and machine learning algorithms for considerably reducing chip design costs and iteration time. I will conclude the talk with my visions for new areas of research and applications enabled by these innovations in circuit architecture and design methodology.


Shiyu SuShiyu Su (S’14–M’19) received the B.S. degrees from Beijing University of Post and Telecommunication, China and Queen Mary, University of London, UK, in 2011 and the M.S. and Ph.D. degree from University of Southern California (USC), Los Angeles, in 2013 and 2019, all in electrical engineering.

His research interests include high-speed data converters, phase-locked loop, wireless and wireline transceivers and electronic design automation (EDA).

Dr. Su was the recipient of IEEE Solid-State Circuits Society (SSCS) Predoctoral Achievement Award for 2017–2018, and the IEEE SSCS Student Travel Grant Award (STGA) in 2020. He was a Ming Hsieh Institute Scholar from 2019 to 2020. From 2015 to present, he serves as a reviewer for the IEEE International Symposium on Circuits and Systems (ISCAS), IEEE Transactions on Circuits and Systems I/II (TCAS), IEEE Sensors Journal, IEEE Transactions on Circuits and Systems for Video Technology (TCSVT), IEEE Transactions on Very Large-Scale Integrated Systems (TVLSI), IEEE Transactions on Microwave Theory and Techniques (TMTT), IEEE Access, IEEE Solid-State Circuits Letters (SSC-L) and IEEE Journal of Solid-State Circuits (JSSC).
 

Seminar Series